


# Automotive-grade N-channel 1200 V, 7.25 $\Omega$ typ., 1.5 A, MDmesh K5 Power MOSFET in an H<sup>2</sup>PAK-2 package

# Features







Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	l <sub>D</sub>	P <sub>TOT</sub>
STH2N120K5-2AG	1200 V	10 Ω	1.5 A	60 W

- AEC-Q101 qualified
- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- · Ultra-low gate charge
- 100% avalanche tested

#### **Applications**

Switching applications

#### **Description**

DTG1S23NZ

This very high voltage N-channel Power MOSFET is designed using MDmesh K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.



## Product status STH2N120K5-2AG

Product summary <sup>(1)</sup>		
Order code	STH2N120K5-2AG	
Marking	2N120K5	
Package	H <sup>2</sup> PAK-2	
Packing	Tape and reel	

 HTRB test was performed at 80% of V<sub>(BR)DSS</sub> according to AEC-Q101 rev. C. All other tests were performed according to AEC-Q101 rev. D.



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
$V_{GS}$	Gate-source voltage	±30	V	
1_	Drain current (continuous) at T <sub>C</sub> = 25 °C	1.5	_	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	1	Α	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	2.5	А	
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	60	W	
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns	
T <sub>stg</sub>	Storage temperature range	55 to 150	°C	
TJ	Operating junction temperature range	-55 to 150		

- 1. Pulse width is limited by safe operating area.
- 2.  $I_{SD} \le 1.5 \, A$ ,  $di/dt = 100 \, A/\mu s$ ,  $V_{DS}$  (peak)  $< V_{(BR)DSS}$ ,  $V_{DD} = 80\% \, V_{(BR)DSS}$ .
- $3. \quad V_{DS} \leq 960 \ V.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.08	°C // //
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	30	°C/W

1. When mounted on an 1-inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	0.5	Α
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	80	mJ

- 1. Pulse width is limited by  $T_J$  max.
- 2. Starting  $T_J = 25$  °C,  $I_D = I_{AR}$ ,  $V_{DD} = 50$  V.

DS12486 - Rev 5 page 2/14



## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

**Table 4. Static** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	1200			V
I	Zono moto vielto no due in comunit	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1200 V			0.5	
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1200 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>			100	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 100 μA	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.5 A		7.25	10	Ω

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	124	-	
C <sub>oss</sub>	Output capacitance	put capacitance $V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$				pF
C <sub>rss</sub>	Reverse transfer capacitance		-	0.5	-	
C <sub>o(tr)</sub> <sup>(1)</sup>	Time-related equivalent capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 960 V	-	15	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Energy-related equivalent capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 300 V	-	5	-	рі
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	16	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 960 V, I <sub>D</sub> = 1.5 A, V <sub>GS</sub> = 0 to 10 V	-	5.3	-	
Q <sub>gs</sub>	Gate-source charge	(see Figure 13. Test circuit for gate	-	0.8	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)	-	3.5	-	

<sup>1.</sup>  $C_{o(tr)}$  is a constant capacitance value giving the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 600 V, I <sub>D</sub> = 0.75 A,	-	10.3	-	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	7.8	-	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and	-	34	-	ns
t <sub>f</sub>	Fall time	Figure 17. Switching time waveform)	-	39	-	

DS12486 - Rev 5 page 3/14

<sup>2.</sup>  $C_{o(er)}$  is a constant capacitance value giving the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		1.5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		2.5	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 1.5 A	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 1.5 A, di/dt = 100 A/µs,	-	350		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	1.35		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	7.7		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 1.5 A, di/dt = 100 A/µs,	-	600		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>J</sub> = 150 °C	-	2.09		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	7.7		Α


<sup>1.</sup> Pulse width is limited by safe operating area.

DS12486 - Rev 5 page 4/14

<sup>2.</sup> Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.



#### 2.1 Electrical characteristics (curves)






Figure 3. Output characteristics

GADG050320181127OCH
(A)

2.5

V<sub>GS</sub> = 8, 9, 10 V

1.5

V<sub>GS</sub> = 6 V

1

0.5


0


8


16

24

V<sub>DS</sub> (V)







DS12486 - Rev 5 page 5/14









Figure 8. Normalized gate threshold voltage vs temperature  $V_{GS(th)}$ (norm.)  $I_{D} = 100 \,\mu\text{A}$  0.8 0.6 0.4 -75 -25 25 75 125  $T_{j}$  (°C)







DS12486 - Rev 5 page 6/14



## 3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior

V<sub>GS</sub>

Pulse width

2200

PL

AMD1469v10

Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS12486 - Rev 5 page 7/14





## 4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


## 4.1 H<sup>2</sup>PAK-2 package information

Figure 18. H<sup>2</sup>PAK-2 package outline










DS12486 - Rev 5 page 8/14



Table 8. H<sup>2</sup>PAK-2 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
D	8.95		9.35
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
F2	1.14		1.70
Н	10.00		10.40
H1	7.40	-	7.80
J1	2.49		2.69
L	15.30		15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.50		1.70
М	2.60		2.90
R	0.20		0.60
V	0°		8°

Figure 19. H<sup>2</sup>PAK-2 recommended footprint



8159712\_9


Note: Dimensions are in mm.


DS12486 - Rev 5 page 9/14



## 4.2 Packing information

Figure 20. Tape outline





AM08852v2

DS12486 - Rev 5 page 10/14






Figure 21. Reel outline

Table 9. Tape and reel mechanical data

	Таре			Reel	
Dim.	r	nm	Dim.	mı	m
Dim.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base q	uantity	1000
P2	1.9	2.1	Bulk qu	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

DS12486 - Rev 5 page 11/14



## **Revision history**

Table 10. Document revision history

Date	Version	Changes
23-Mar-2018	1	Initial release. The document status is preliminary data.
30-Jul-2018	2	The document status was promoted from preliminary to production data.  Updated title and features on cover page.
31-Jul-2018	3	Updated the current table. The date for revision 2 was erroneously reported as "19-Jun-2018" instead of "30-Jul-2018".
05-Sep-2018	4	Updated I <sub>DSS</sub> parameter in <i>Table 4. Static</i> .
16-Jun-2020	5	Updated Section 4 Package information.

DS12486 - Rev 5 page 12/14



## **Contents**

1	Elec	trical ratings	2	
2			3	
		Electrical characteristics (curves)		
3	Test	circuits	7	
4	Package information			
	4.1	H <sup>2</sup> PAK-2 package information	8	
	4.2	Packing information	10	
Revision history			12	



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS12486 - Rev 5 page 14/14